System-On-Chip (SOC) Techniques for Accelerating & Offloading Financial Applications      +1-312-720-1929

Intended Audience

Vitorian LLC and ADIUVO Engineering & Training Ltd UK have the pleasure to introduce this new course on SoC accelerating techniques intended for managing directors, technologists and project managers working within the financial industry. 

Outline of Course

Designed for those in the financial market using Programmable Logic to implement High Frequency Trading applications. The course will demonstrate how System on Chip devices like the Zynq 7000 and Zynq MPSoC can be used combined with High Level Synthesis (HLS) to accelerate the system performance. High Level Synthesis enables the algorithm to be developed using high level languages like C / C++, these can be


The course will be targeted to the PicoZed Development board ($399 7030) which can be mounted upon the PicoZed FMC Carrier Card V2 ($349) which provides a SFP+ cage for one 10G Ethernet link. A second GTX lane is broken out the to the FMC connector on the FMC Carrier card, as such to gain access to a second 10G ethernet port a FMC mezzanine card can be used. The Gigabit ethernet within the PS is also provided on the FMC board.

The development tool for the system will examine both Vivado, Vivado HLS and SDSoC ($999 locked license, $1399 floating).

Alternative for teaching could be MicroZed which is more self- contained – TBD as to approach


  1. Why are we here what are the driving factors of the fintech industry
  2. Introduction to the Zynq and MPSoC – Architecture, Peripherals, PL, PS / PL Interconnect
  3. PS / PL Interconnects – General Purpose, High Purpose, ACP, ACE.
  4. Vivado Introduction – UltraFast design practices
  5. Vivado HLS Introduction – How does HLS work – optimisations pipelining, loop unrolling, iteration interval etc.
  6. Vivado HLS – Interfacing options, simulation and verification
  7. SDSoC – Introduction – System Optimising complier / Operating systems used
  8. SDSoC – Platform definition – what makes a HW platform / what makes a SW Platform
  9. SDSoC flow – Develop algorithm on cores, identify bottlenecks and then accelerate to PL
  10. SDSoC Libraries – Using the Vivado HLS libs – Math, Video, Linear Alg, Arbitrary Precision, IP Lib
  11. SDSoC Memory management – Using SDS Alloc in place of Malloc
  12. SDSoC optimisation
  13. Iteration Interval – what it means, how its reported how we define it
  14. Loop Unrolling – impact of nested loops
  15. Memory optimisation
  16. Interfacing – Data Motion Network
  17. Example 1 Walk through and demonstration
  18. Example 2 Walk through and demonstration
  19. Wrap Up and Questions not answered so far.


  1. SDSoC AES / SHA Example
  2. Ethernet offloading example 1 G Example


Leave a Reply

Your email address will not be published. Required fields are marked *